. The results indicate the potential of integrating high-mobility InGaAs-based materials on a 300 mm Si wafer for post-CMOS device application in the future.
I n x Ga 1¹x As-based devices have been considered as promising candidates to replace traditional Si devices for high-performance low-power logic application owing to the high mobility of the material. [1] [2] [3] [4] [5] The outstanding performance of In x Ga 1¹x As-based MOS devices on an InP substrate grown by molecular beam epitaxy (MBE) has been reported. [6] [7] [8] However, the InP substrate is expensive, fragile, and available only in small sizes, and has less mature process technology than the Si substrate. 9) Therefore, the integration of the In x Ga 1¹x As material on the Si substrate is desirable for future high-performance low-power logic devices. [10] [11] [12] [13] Overcoming the large lattice and thermal coefficient mismatches between the In x Ga 1¹x As material and the Si substrate is the key issue for the growth of a high-quality In x Ga 1¹x As epitaxial layer on the Si substrate. The growth of high-quality In x Ga 1¹x As on the Si substrate using In x Ga 1¹x As and Si x Ge 1¹x buffer layers has been reported. [14] [15] [16] In this work, Al 2 O 3 /In 0.53 Ga 0.47 As MOSCAPs fabricated on an In 0.53 -Ga 0.47 As layer grown by metal organic chemical vapor deposition (MOCVD) on 300 mm on-axis Si substrates using an InP/GaAs metamorphic buffer layer are reported. The excellent electrical characteristics of the Al 2 O 3 /In 0.53 Ga 0.47 -As/Si MOS capacitors demonstrate the potential of integrating InGaAs-based high-mobility transistors on a 300 nm Si substrate for post-CMOS application.
The In 0.53 Ga 0.47 As-based heterostructure was grown by MOCVD on a 300 mm (12 in.) on-axis Si(100) substrate. First, the GaAs buffer layer was grown on Si. Then, an InP layer, which is lattice-matched to In 0.53 Ga 0.47 As, was grown on the GaAs buffer. Finally, a Si-doped In 0.53 Ga 0.47 As layer was grown on top of the InP layer. The cross-sectional transmission electron microscopy (TEM) image in Fig. 1(a) shows the cross section of the grown epitaxial structure; the total GaAs/InP metamorphic buffer layer was about 840 nm thick, which is the thinnest buffer for the growth of In 0.53 -Ga 0.47 As on a Si substrate reported to date. The misfits and threading dislocations were predominantly trapped within the GaAs buffer layer, and much less threading dislocations were found inside the InP layer. The dislocation density in the In 0.53 Ga 0.47 As channel layer was (2-3) © 10 9 cm
¹2
, as estimated from X-ray diffraction (XRD) (004) ½-FWHM using the Ayers model. 17) The high-resolution TEM image in Fig. 1 Figure 2 shows Hall mobility as a function of carrier concentration for the Si-doped In 0.53 Ga 0.47 As heterostructure grown on Si. The In 0.53 Ga 0.47 As layer on 300 mm Si exhibits high mobility (>5000 cm 2 V ¹1 s
¹1
) at 300 K, which is comparable to that of the In 0.53 Ga 0.47 As layer grown on an InP substrate by MBE or MOCVD. 19, 20) Al 2 O 3 was deposited epitaxially by atomic layer deposition (ALD) on the In 0.53 Ga 0.47 As on a Si substrate for MOSCAP fabrication. The MOSCAP device process includes surface treatment, oxide deposition, gate metal deposition, and Ohmic contact formation. First, the wafers were cleaned in 1% HF solution for 3 min, then loaded into the ALD system for the oxide deposition, and the Al 2 O 3 (8 nm) layer was deposited at 300°C. After that, the films were annealed at different temperatures in nitrogen gas for 10 min to optimize the postdeposition annealing (PDA) temperature. Then, Ni/Au was deposited using an electron beam evaporator as the gate contact metal. Finally, the oxide in the Ohmic area was removed using 1% HF. Then, Au/Ge/Ni/Au was deposited using the electron beam evaporator on an In 0.53 -Ga 0.47 As layer and annealed at 250°C for 30 s for Ohmic contact formation.
X-ray photoelectron spectroscopy (XPS) was used to determine the Al 2 O 3 /InGaAs interface chemistry. The As 3d, Ga 2p 3/2 , and In 3d 5/2 XPS spectra of the samples with different PDA temperatures and doping concentrations were investigated. No clear increase in the number of As-O and In-O bonds was observed when the PDA temperature was increased from 400 to 500°C for n-In 0.53 Ga 0.47 As grown on a wafer with a Si doping concentration of 1.7 © 10 17 cm
¹3
, as shown in Fig. 3 . However, the number of Ga-As bonds was reduced when the annealing temperature was increased.
Ga-As bonds changed into Ga 2 O 3 and GaO bonds when the annealing temperature was increased from 400 to 500°C, as shown in Fig. 3 . The same results were obtained for the n-In 0.53 Ga 0.47 As epitaxial layers grown on Si substrate wafers with 8.0 © 10 16 and 6.2 © 10 17 cm ¹3 Si doping concentrations. This indicates that atomic interdiffusion between the oxide layer and the underlying semiconductor occurred during the 500°C annealing. Figure 4 shows the C/C max -V curves at 1 kHz and , and the PDA temperatures were 400 and 500°C. C min depends on the maximum width of the depletion region W Dm under steadystate condition. C min can be obtained as
where ¾ i and ¾ s are the permittivities of the insulator and semiconductor, respectively, and W Dm can be calculated as
Here, N D is the donor concentration. According to these equations, C min increases if W Dm decreases, which occurs when the doping concentration is increased, and C min also increases when the doping concentration increases for the Al 2 O 3 /In 0.53 Ga 0.47 As MOSCAPs on the Si substrate, as shown in Fig. 4 . Furthermore, Eq. (3) shows the interface trap density (D it ), which was obtained by the high-lowfrequency capacitance method. 
Here, C i is the insulator capacitance and ¦C = C LF ¹ C HF ; C LF is the low-frequency capacitance and C HF is the highfrequency capacitance. However, the D it dependence on ¦C is as shown by Eq. (3). ¦C increases with higher PDA temperature in this case, indicating that the number of Garelated oxides increased at the surface between the semiconductor and the oxide when the PDA temperature was increased from 400 to 500°C, as shown in Fig. 3 , and the annealing also results in higher D it . Figure 5 shows the multifrequency C-V curves for the Si-doped n-In 0.53 Ga 0.47 As layers, respectively, owing to the reduction in oxide-related traps when the PDA temperature was 400°C. Figure 6 shows the map of normalized parallel conductance [(G p /½)/Aq], with contour lines at 300 K as a function of frequency and gate bias for the Al 2 O 3 /In 0.53 -Ga 0.47 As MOSCAP on the Si substrate. G p , ½, A, and q are the parallel conductance, angular frequency, gate area, and elemental charge, respectively. From the figure, the conductance peak maximum shifts to a frequency of 1 kHz, which indicates that the movement of the Fermi level into the lower part (the energy position is less than 0.375 eV for E ¹ E v ) of the InGaAs band gap is possible. Si-doped n-In 0.53 Ga 0.47 As MOS capacitors.
Here, G p is the parallel conductance, ½ = 2³f ( f is the measurement frequency), and¸i t is the interface trap time constant. Interface traps at the oxide and semiconductor interface, however, are continuously distributed in energy throughout the semiconductor band gap, leading to a time constant dispersion and giving the normalized conductance as
G p /½ is maximum at ½ µ 2/¸i t and D it is estimated by multiplying the normalized conductance peak value with a factor of 2.5 as 23) D it increased when the PDA temperature was increased to 500°C; this phenomenon is consistent with the results of the XPS spectra. Thus, the increase in the number of Ga-related oxides at the surface results in D it increase.
In summary, an In 0.53 Ga 0.47 As heterostructure has been successfully grown on a 300 mm on-axis Si (100) 
